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Abstract. This article aims to present the design of a 4.5-V,
450-mA low drop-out (LDO) voltage linear regulator based on a
two-stage cascoded operational transconductance amplifier
(OTA) as error amplifier for photovoltaic solar DC-DC
regulation. The aforementioned two-stage OTA is designed with
cascoded current mirroring technique to boost up the output
impedance. The proposed OTA has a DC gain of 101 dB under
no load condition.
The designed reference voltage included in the LDO regulator is 
provided by a band gap reference with the temperature 
coefficient (Tγ) of 0.025 mV/ºC. The proposed LDO regulator has 
a maximum drop-out voltage of 0.5 V @ 450 mA of load current, 
and has the worst case power supply rejection ratio (PSRR) of 
[54.5 dB, 34.3 dB] @ [100 Hz, 10 kHz] in full load condition. All 
the proposed circuits are designed using a 0.35 µm CMOS 
technology. The design is checked in order to corroborate its 
performance for wide range of input voltage, founding that the 
circuit design works fine meeting all the initial specification 
requirements. 
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1. Introduction
Low-dropout voltage linear regulators (LDO) [1-4] have 
gained much of importance due to the increased use of 
battery-powered devices and photovoltaic solar DC-DC 
voltage regulation. The main function of the LDO 
regulator is to provide a reliable, stable and constant 
voltage, and has been considered as one of the important 
component in power management of cell phones, laptops, 
wireless applications, etc., where one of the important 
issues is the dropout voltage, which plays an important 
role in these kinds of applications [5]. 
Fig. 1 shows the overall topology of the proposed LDO 
regulator. As can be seen, it consists of three main 
blocks: An error amplifier, a voltage reference and a pass 
transistor with external load capacitance with small value 
of internal resistance (ESR) for the frequency 
compensation. The error amplifier of the LDO regulator, 
in the negative feedback condition, constantly compares 
the error signal with the reference voltage and hence 
maintaining the constant output voltage by varying the 
gate to source voltage of the pass transistor accordingly. 
Since the output of error amplifier is used to drive the 
gate of the pass transistor which is naturally a capacitive 
load, the best option for the error amplifier would be an 
operational transconductance amplifier (OTA) [6, 7] with 
high output impedance (Fig. 2). In addition, it is very 
easy to model OTA as single pole system because of its 
high output impedance, which forms a low frequency 
pole with small load capacitance. Therefore, OTAs are 
the best components to drive the capacitive loads because 
of the fact that their output signal is a current controlled 
by a differential input signal. 
The voltage reference is one of the important blocks of 
the voltage regulators, since it decides the nominal output 
voltage. The main design issue will be its temperature 
coefficient, which has to be ideally zero or very near to it. 
There are many approaches in obtaining the voltage 
reference. However, one among them, with very low 
temperature coefficient, is the use of a band gap voltage 
reference (BGR) [8]. Finally, a pMOS pass transistor, 
which carries a major part of current in the whole circuit, 
drives the load. Its dimensions are set such that it is able 
to withstand the maximum rated current and to achieve 
the rated low dropout voltage. 
The paper is organized as follows: In Section 2, the 
design of the two-stage cascoded OTA in CMOS 
technology is carried out. Next, in Section 3, the design 
of the LDO regulator is discussed, including the design of 
the error amplifier based on the proposed OTA, and 
design of the pass transistor in CMOS technology. Finally, 
in Section 4, simulation results are obtained for both 
proposed OTA and LDO regulator. 
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Fig. 1. Topology of the proposed LDO voltage linear regulator. 
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Fig. 2. Small signal model of an OTA with CL and RL. 
 
2. Design of the Operational 
Transconductance Amplifier (OTA) 
 
Fig. 3 shows the classical two-stage OTA in CMOS 
technology [7], where it is operated in +Vdd and –Vss  power 
supplies and with an external bias current Ibias and having a 
single ended output. The first stage is the normal n-channel 
differential input pair (m1 and m2) with p-channel current 
mirror as its active load (m3 and m4). The drain currents of 
m1 and m2 are mirrored to m6 and m5, respectively, which is 
the second (gain) stage through the classical current 
mirroring technique with the current ratio of 1:α. In Fig. 3, 
we get: 
 
  (2)/ 2a bias m iI I g v  , and   (1)/ 2b bias m iI I g v   (1)
 
The single ended output is taken out from point P1, 
through which a current of: 
 
(1,2)2o m iI g v     (2)
 
is flowed, where vi=(v+)–(v–) is called the differential 
input. Therefore, the voltage controlled current source is 
obtained and the transconductance of this OTA, Gm, is 
given by the expression: 
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Fig. 3. Classical two-stage OTA in CMOS technology. 
 
It should be noted that according to Equation (3), the 
transconductance of the OTA is dependent on the gm of 
the MOS transistors of the input differential pair which is 
in-turn dependent on the DC current through it, i.e., 
/ 2biasI . Therefore, it can be said that it is a current 
controlled gain OTA. The parameter α is called the gain 
factor which is modified by varying the ratio W/L of the 
second stage with respect to the input stage 
(W/L(6,5):W/L(3,4)). The equivalent small signal model 
representation of the OTA is shown in Fig. 2. According 
to this figure, the voltage gain (Av(s)) is given by the 
expression: 
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where Gm is the tranconductance of the OTA which is 
given by Equation (3) and the cut-off frequency ωo is 
given by: 
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and ZL(s) is the output impedance of the OTA, which is 
given by: 
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It should be noted that the OTA has the high output 
impedance thanks to the common source output 
configuration which gives the high output impedance 
ro(m8)||ro(m6). The main advantage of the OTA is that, 
due to the fact of its high output impedance, the 
frequency compensation is easier. The load capacitance 
(CL) will only create the dominant pole. Hence the unity 
gain bandwidth is varied by varying the load capacitance 
to obtain the suitable phase margin (PM) according to the 
application and hence assuring the stability of the system. 
 
Fig. 4 shows the improved two-stage OTA in CMOS 
technology, adopting the cascoded technique to boost up 
the output impedance and hence the DC voltage gain (no 
load) of the classical OTA, taking the proposed OTA into 
more ideality. 
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Fig. 4. Proposed two-stage cascoded OTA in CMOS technology. 
 
In the proposed design (m4,5) and (m13,12), (m3,6) and 
(m11,14), (m15,16) and (m7,8) form the cascoded pairs with 
current mirroring. The main design criterion of the 
proposed OTA is same as the classical OTA design which 
depends on Equations (3), (4), and (6). The main 
advantage here is the boosting up of output impedance by 
a factor of approximately (2+ gm(8)·ro(m8)) which is quite 
significant. Hence the output impedance, Ro, is varied by 
varying the ratios W/L(6,14,16,8) in-turn varying its gm. 
Regarding the other important parameters, the input 
impedance Ri≈∞ (since input are at the gate of the 
MOSFETs), the DC voltage gain of the OTA, from 
Equations (4) and (6), is given by: 
 
  ||v m o LA G R R  (7)
 
Equation (7) can be used to find the gm(1,2) experimentally 
by obtaining the AC response of the proposed OTA for 
RL=∞, and also obtaining its output impedance plot with 
respect to frequency. Therefore, the equation for DC gain 
reduces to: 
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In Section 4, simulation results of classical OTA are 
compared with proposed OTA by considering some 
parameters. In addition, different parameters of the 
proposed OTA like AC response, DC gain, output 
impedance, etc. are also presented. 
 
3. Design of the Low Drop-Out (LDO) 
Voltage Linear Regulator 
 
As mentioned in Section 1, Fig. 1 shows the classical 
topology of the proposed LDO regulator. It consists of 
three main blocks, namely error amplifier block, voltage 
reference block, and pass transistor; and it is biased by 
means of an external current Ibias. In standard voltage 
regulators, the main difference compared to an LDO is in 
the pass transistor block. Normally, in a typical voltage 
regulator, pass transistor element will be an nMOS (or 
npn) transistor in source follower (or emitter follower) 
configuration which has a typical dropout voltage as 2 V. 
However, in a LDO regulator, the pass transistor element 
is a pMOS (or pnp) transistor open drain (or open 
collector) configuration, in which its dropout voltage is 
nothing but its saturation voltage with typical values as 
0.3 ~ 0.5 V. One of the handicaps in a LDO regulator is, 
since a pMOS transistor is used as the pass transistor in 
open drain configuration (Fig. 1), it forms a high output 
impedance, creating a pole within the unity gain 
frequency. Since already there are a low frequency pole 
provided by error amplifier (OTA), there will be extra 
phase contributed by the pole formed by the high output 
impedance of the LDO to overall its response by 
decreasing the phase margin and causing the issue in 
stability of the system. Therefore, an output capacitance 
with small RESR is needed to compensate the above-
mentioned pole. RESR with load capacitance (CL) together 
form a zero to compensate the effect of the pole created 
by the high output impedance of the LDO regulator. 
 
Resistors Rf1 and Rf2 in Fig. 1 are the resistors that are 
used to set the output voltage (Vout). The error amplifier 
forms a negative feedback loop, which constantly 
compares the error signal at the output with the reference 
voltage to maintain constant Vout by varying the gate 
voltage of pass transistor, and hence controlling the 
current flowing through it. Thus, the output voltage is 
given by: 
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Thus, by choosing the appropriate values of resistors and 
reference voltage, output voltage Vout is set. 
 
The initial design specifications given for the proposed 
LDO regulator are shown in Table I. Fig. 5 depicts the 
complete schematic of the CMOS LDO voltage linear 
regulator in order to fulfill the performance given by 
these design specifications. On the other hand, 
dimensions of the circuit transistors in the proposed LDO 
voltage linear regulator in Fig. 5 are depicted in Table II. 
 
As can be appreciated in Fig. 5, the proposed design has 
the three aforementioned main parts: (1) The error 
amplifier, (2) the voltage reference circuit, and (3), the 
pass transistor and the suitable load capacitance CL. 
 
A. Design of the Error Amplifier in the Proposed LDO 
Regulator 
 
The error amplifier in the proposed LDO regulator 
basically consists of the OTA discussed in Section 2. It can 
be seen in Fig. 5, and its design criterion is discussed in the 
aforementioned Section 2. The only difference is that here, 
it is operated at only positive voltage, i.e., without negative 
voltage –Vss, and instead that point is connected to ground. 
According to the design, the simulation for open loop AC 
response is conducted several times with OTA operating at 
+Vdd and GND (Fig. 6). Since the OTA is operating in 
these two potentials, the input terminals must be provided 
with proper DC bias in order to get the good open loop AC 
response with high DC gain. Hence the proposed OTA is 
simulated with different values of offset voltage (Voffset) at 
the input points while obtaining its open loop AC 
response. 
 
Section 4 shows the simulation results for Voffset=0 V; 0.3 
V; 0.6 V, and 1 V. It can be seen that to get the better 
response the Voffset>0.6 V. When this OTA is working as 
the error amplifier in the proposed LDO, Voffset is set by 
the reference voltage (Vref). Thus, the reference voltage 
has to be greater than 0.6 V. As a consequence, in the 
design specifications of the LDO regulator, Vref=0.65V. 
The capacitor C1 (Miller capacitor) is connected between 
two high impedance points in the circuit which assures 
the good phase margin to the proposed design and C1 is 
set to 40 pF. 
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Fig. 5. Proposed design of LDO voltage linear regulator. 
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Fig. 6. Proposed OTA operated in +Vdd and GND with input 
offset. 
 
TABLE I.- DESIGN SPECIFICATIONS OF THE PROPOSED LDO 
REGULATOR. 
 
Design Specification Value 
Output voltage (Vout) 4.5 V (1% allowance) 
Max. output current (Iout,max) 450 mA 
Reference voltage (Vref) 650 mV 
Maximum drop-out voltage 
(Vdrop) at Iout = 450mA 
500 mV 
 
TABLE II.- DIMENSIONS OF THE TRANSISTORS IN THE PROPOSED 
LDO VOLTAGE LINEAR REGULATOR IN FIG. 5. 
 
Transistor Width (W) in µm Length (L) in µm 
m1 , m2 500 1 
m3 , m4 , m11 , m12 40 1 
m5 , m6 , m14 , m13 800 1 
m7 , m8 , m15 , m16 800 1 
m9 , m10 100 1 
m17 , m18 , m19 , m20 100 1 
m21 , m22 , m23 , m24 100 1 
m25 , m26 100 1 
PT (pass transistor) 8000 1 
 
Error amplifier in the negative feedback condition 
decides the output voltage (Vout) by comparing error 
signal constantly with Vref that is 0.65V. According to 
Equation (9), to get the desired Vout=4.5V, Rf1=14.8 kΩ, 
and Rf2=2.5 kΩ are chosen. 
 
4. Simulation Results and Observations 
 
All the proposed circuit blocks are built in Cadence Hit-
Kit V3.70, using a 0.35 µm (c35b4c3) CMOS 
technology. It is simulated using the Specter software, 
using the BSIM-3.3 as the MOSFET model. 
 
A. Operational Transconductance Amplifier 
 
The proposed OTA as in Fig. 4 is built and simulated with 
+Vdd=5 V, –Vss=–5 V, and with the bias current Ibias = 50 
µA. The circuit is simulated in order to obtain some 
parameters and is compared with the results got by 
classical OTA shown in Fig. 3. Open loop AC Response of 
the proposed OTA is plotted and shown in Fig. 7 for the 
load capacitance CL=0.4 nF and in the no-load condition. It 
should be noted that the gain is directly proportional to the 
small vales of load resistance RL. The results showed that 
DC gain AV=101.13 dB, UGB=4.5 MHz with PM=59.17º. 
 
In addition, the proposed OTA circuit is simulated with 
CL=1 nF. The DC gain was same, but the UGB=1.98 
MHz with PM=75.3º, whereas in the classical OTA, the 
UGB=2.316 MHz with PM=81.07º. This boosting up of 
the DC gain in the proposed OTA compared to classical 
OTA under no load conditions is due to the increase in 
the output impedance thanks to the cascoded current 
mirrors in the first one. The DC gain under no load 
condition matches with Equation (8). 
 
 
 
Fig. 7. AC-Response of the proposed OTA, with CL=0.4 nF, RL=∞. 
 
Another important parameter, the output impedance, is 
evaluated by simulating the circuit with differential inputs 
grounded and applying an AC-voltage source at the output 
node, with CL=1 nF, by finding the current through that 
voltage source. Fig. 8 shows the output impedance ZL(s) 
with RL=∞, with respect to frequency change in proposed 
OTA. From this figure, it can be seen that the large signal 
output impedance (RO) in the proposed OTA is 1.35 MΩ 
which is a good high output impedance, thanks to the 
ascaded current mirroring technique in proposed OTA. 
 
Another parameter that decides the gain is gm(1,2) of the 
input differential pair MOSFETs. It is found out 
experimentally from Fig. 7 and 8, and using Equations 
(8) and (3) in no load condition. From these figures, the 
values of RO and DC gain Av can be obtained, with a gain 
factor α set to 20. Substituting appropriate values, it is 
found that gm(1,2)=2.12 mS. This value suits very well with 
the theoretical value found out using the model file 
parameters (kn, Vtn) and DC current as Ibias/2, i.e., 2.204 
mS. 
 
 
 
Fig. 8. Output impedance vs. frequency of the proposed OTA. 
 
B. LDO Voltage Regulator 
 
Fig. 5 shows the overall proposed circuit of LDO regulator 
with three aforementioned main parts: The error amplifier 
(based on the previously proposed OTA), the band-gap 
reference circuit and the pass transistor. This circuit was 
built and simulated with Vin ranging from 5V to 20V, 
Ibias=50 µA and it is found that the designed circuit fits to 
the specifications mentioned in Table I. Tables III and IV 
show the summary of the simulation results obtained for 
band-gap reference voltage and LDO regulator circuits 
respectively. 
 
TABLE III.- SIMULATION RESULTS OF BAND-GAP REFERENCE 
VOLTAGE CIRCUIT. 
 
Parameters Values 
Vref at T=25 ºC 653 mV 
Tγ 0.025 mV/ºC 
Line Regulation 0.44 mV/V 
Power drawn, Vin=5 V 0.54 mW 
 
TABLE IV.- SIMULATION RESULTS OBTAINED FOR THE PROPOSED 
LDO REGULATOR. 
 
Value Parameter 
For 
RL=∞ 
For RL=10 
Ω 
For RL=45 
Ω 
Vout for Vin=5 V 4.509 V 4.504 V 4.507 V 
IL for Vin=5 V 0 A 450.4 mA 100.1 mA 
Vdrop 0.06 V 0.5 V 0.15 V 
Line regulation 3.2 
mV/V 
3.4 mV/V 3.2 mV/V 
Load regulation 0.012 V/A 
Vout settling time      
IL=0 – 450 mA in 1 µs 
 
4.2 µs 
Vout settling time IL=450 mA – 
0 in 1 µs 
 
40 µs 
@ 100 Hz 54.45 dB PSRR (full load) 
@10 kHz 34.31 dB 
Vout settling time      
Vin=5 V – 20 V in 1 µs 
 
6 µs 
Vout settling time      
Vin=20 V – 5 V in 1 µs 
 
4 µs 
 
5. Conclusion 
 
The current article has shown a proposal of low drop-out 
voltage regulator based on a two-stage cascaded 
operational transconductance amplifier (OTA) as error 
amplifier. It is being designed in a 0.35 µm CMOS 
technology and simulated in Cadence Spectre software 
with the MOSFET model of BSIM -3.3.  
 
The current measured regulated output voltage is 4.5V 
with a maximum current of 450 mA. The LDO regulator 
design has the dropout voltage of 0.5 V at full load 
condition, also with good line and load regulations of 3.2 
mV/V and 0.012V/A, respectively. The PSRR of the design 
was found out to be 54.45 dB at 100 Hz and 34.31 dB at 10 
kHz under full load condition. The LDO voltage linear 
regulator includes a band gap reference circuit that 
provides the constant reference voltage of 0.653 V with a 
temperature co-efficient (Tγ) of 0.025 mV/ºC. 
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